RISC-V Now! evolves Andes’ long-running RISC-V CON events, which last year attracted more than 1,100 registrations and 550 in-person attendees globally, with a senior audience dominated by engineering ...
This program is a new way for embedded system developers to adopt RISC-V processors faster and with less risk. Catalyst combines CAST’s 32-bit RISC-V processor IP cores with simplified configurations, ...
Bolt Graphics wants to take on Nvidia and AMD by building a RISC-V graphics processor ...
Targeted, preconfigured RISC-V IP cores plus low-risk, easy-start, deferred-payment IP licensing make embedded RISC-V design easier than ever Santa Clara, California, RISC-V Summit — October 22, 2025 ...
CEVA-BX1 and CEVA-BX2 Audio DSPs and audio front-end software to be available through Intel Pathfinder for RISC-V ROCKVILLE, Md., Dec. 1, 2022 /PRNewswire/ -- CEVA, Inc. (NASDAQ: CEVA), the leading ...
BANGKOK, Dec. 12, 2019 /PRNewswire/ -- RISC-V Summit -- The trend towards compute intensive gateways and edge devices is driving the integration of traditional deterministic control applications with ...
The runtime offers new features for Python: an experimental async API and access to many native Python libraries like NumPy.
A technical paper titled “Enabling HW-based Task Scheduling in Large Multicore Architectures” was published by researchers at Barcelona Supercomputing Center, University of Campinas, University of Sao ...
FOSDEM 2026 will take place on January 31-February 1, with thousands of developers meeting in Brussels to discuss open-source ...
RISC-V is no longer content to disrupt the CPU industry. It is waging war against every type of processor integrated into an SoC or advanced package, an ambitious plan that will face stiff competition ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results